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Abstract—This paper proposes a positively-coupled-inductor
(PCI) based paralleling scheme for basic semi-bridge switching
cells which are formed by power MOSFETs and diodes. Both the
semi-bridge switching cells and the inductors are split into two
parallel parts, and thus, a small differential-mode inductance
is formed between the midpoints of the parallel semi-bridge
switching cells. A time-delay-based modulation strategy is applied
to generate a controllable circulating current which enables all
active switches to achieve the zero-current switching (ZCS) or
zero-voltage switching (ZVS), and all diodes to achieve ZCS
turn-off. Accordingly, the switching loss and the reverse-recovery
loss can be significantly reduced. The operating principle of the
proposed paralleling scheme is characterized by two complemen-
tary operation modes: desynchronized mode with soft-switching
(lower switching loss) and synchronized mode with lower con-
duction loss. Compared with conventional soft-switching schemes,
this solution features zero auxiliary switches, constant switching
frequency, and improved full-power-range efficiency enabled by
the dual operation modes. Furthermore, design guidelines of
the PCI are presented where a novel winding arrangement is
proposed and verified to obtain a controllable differential mode
(DM) inductance. The operation principles and advantages of
the proposed paralleling structure are comprehensively validated
on both Buck and Boost dc-dc converters with Si/SiC power
MOSFETs and diodes.
Index Terms—Parallel MOSFETs, zero-voltage switching
(ZVS), zero-current switching (ZCS), dual operation modes.
I. INTRODUCTION
THE requirements for high efficiency over full operationrange have become stricter in applications such as elec-
tric vehicles [1], wind power generation [2], more electric
aircraft, etc. In the search for new approaches, the adoption
of switching building blocks formed by an active switch and
diode pair is an industry preferred solution and lies as the
foundation of classical topologies like Buck dc-dc, Boost dc-
dc, and bridgeless PFC converters [3]. However, the limitation
on the current ratings of power MOSFET and diode and
the necessity to implement them in medium or high-power
applications makes paralleling technique, both on die level and
device level, an appealing choice. Generally, paralleling power
devices with current sharing, as shown in Fig. 1(a), could be
of advantages than employing a single high-current one in
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consideration of device cost, limitation in the active area of
the chip [4], and thermal stress due to limited cooling surface
area [5] and is therefore considered as an inevitable approach
to elevate the current capacity of the converter.
Static and transient current imbalance among parallel
switching cells, as shown in Fig. 1(b), is targeted as the main
issue that degrades current sharing performance and usable
current rating and is therefore systematically analyzed and
addressed in [6], [7] by introducing a differential choke or
altering gate voltage dynamically [8] to suppress threshold
voltage difference and other parameter mismatches. The sec-
ond problem region of paralleling switching cells, which is
specifically targeted in this paper, is about the accompanying
efficiency penalty as the equivalent junction capacitance of
parallel devices is significantly increased. The more devices
in parallel, the larger the junction capacitance and the associ-
ated capacitance-related power losses. Particularly, in partial-
load operation, the switching loss is dominated by junction
capacitance-related power loss as stated in [9]. Besides, reverse
recovery loss still exists for minority carrier devices, Si MOS-
FETs, Si IGBT, and diodes specifically, in a hard-switching
scenario which results in increased power dissipation and
worse electromagnetic interference (EMI) performance. On the
other hand, the light-load operation typically represents the
dominant use in various applications, e.g., microprocessors,
EVs, and PVs [10]. The adoption of wide bandgap (WBG)
devices and associated fast switching techniques [11] helps
to reduce the overlapping loss and the reverse recovery loss,
but the junction capacitance loss still tends to be fairly
hard to address. In these regards, the light-load efficiency of
the parallel switching cells is quite limited and it becomes
necessary to improve the full-range efficiency at a lower cost.
To address the issues above, soft-switching could be a
promising solution and numerous techniques have been pro-
posed [12]–[14]. The soft-switching can be achieved by
substituting continuous current mode (CCM) operation with
other alternatives or using auxiliary devices, in the scenario
where the resonant load is not obtainable. For a half-bridge
(HB) switching cell, triangular current mode (TCM) [15]
has been widely studied which enables soft-switching by
creating a negative inductor current discharging the device
junction capacitance to facilitate zero voltage switching (ZVS)
before a switching ON event. It should be noted that the
TCM is not fully applicable on semi-bridge switching cell
due to inductor current unipolarity. Another alternative is the
discontinuous current mode (DCM) [16] [17] in which the
inductor current is zero for a portion of the switching cycle
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and zero current switching (ZCS) is naturally achieved. Both
DCM and TCM operations are featured by low switching loss,
high current ripple, and variable switching frequency in many
cases, which makes it a popular solution for high-frequency
but low-power applications like point-of-load converters [18]
and micro-inverters [19]. One method to ensure both soft-
switching and CCM operation is adding auxiliary resonant
circuits to the DC [20] [21] or AC [22] side of the converter,
and the latter solution is widely referred to as the auxiliary
resonant commutated pole (ARCP) family [22]–[25], which
was first proposed by De Doncker [24]. It is stated in literature
[25] that ARCP can reduce the switching loss by a factor of
eight despite that auxiliary switches, which are not lossless,
and inductors are necessary.
Although soft switching can be achieved with the afore-
mentioned methods, CCM operation, constant switching fre-
quency, and zero auxiliary switches can hardly be achieved
simultaneously. For a semi-bridge switching cell, another basic
switching unit for Buck/Boost converter, the soft-switching
solutions are more limited due to current unipolarity. Apart
from the solutions mentioned, adopting auxiliary switches
[26], [27] among interleaved cells has been adopted. However,
auxiliary switches are still required and application generality
is compromised as they are only applicable to interleaving
converters.
In [28], a soft-switching solution named quadrilateral cur-
rent mode (QCM) operation based on paralleling HBs is
proposed which can achieve all the mentioned merits simul-
taneously in partial load conditions by utilizing a circulating
current between parallel HBs. However, the QCM solution is
not validated for semi-bridge switching cells and dedicated
ZVS inductors are required in [28], which increases the
complexity and downgrades the power density. Aiming at
overcoming the aforementioned issues and to improve the
partial-load efficiency of semi-bridge switching cells, a desyn-
chronized parallel scheme, which employs gate signals of the
same switching frequency but with different turn ON/OFF
delays, is proposed in this article in which (i) two or more
paralleling switching cells are split into two groups which
are driven independently and (ii) the split outputs of the 2
groups are closely positively-coupled in the output inductor;
(iii) a differential mode inductance is established between the
switch nodes of the two groups and (iv) a desynchronized
modulation scheme is applied to intentionally create current
imbalance for the soft-switching purpose, which significantly
reduces the switching loss at partial loads. At heavy loads,
the parallel semi-bridge cells are synchronized to act as one
switching unit. When operating at partial loads, the proposed
scheme will be engaged to desynchronize paralleled cells to
realize soft switching for minimizing switching losses which
are more significant at partial loads. Mode changing between
synchronized and desynchronized can be seamlessly achieved.
Neither additional power nor passive components are required
in the proposed method for paralleled semi-bridge cells.
Compared with existing soft-switching methods, the pro-
posed switching block based on the new paralleling scheme
offers the following advantages:




























Fig. 1. Current waveforms of parallel semi-bridges under (a) ideal conditions
with current sharing, (b) nonideal conditions with imbalance current due
to circuit parameter mismatch, and (c) in the proposed power block which
intentionally enlarges current imbalance for soft-switching purpose.
erations with completely different loss characteristics are
available and the block can switch seamlessly between
them for optimal efficiency performance. Specifically,
soft switching is adopted at partial loads while hard
switching is chosen at heavy loads.
• Inductor current in CCM: The output is always in CCM
in two complementary operations so lower filter capaci-
tance is required;
• Constant switching frequency: can be obtained in both
two operations which facilities the design of EMI filter
and filter inductor;
• No Auxiliary switches or diodes added: The switches
are rated for full load condition so all the devices are
indispensable at full load condition;
The remainder of this article is organized as follows. Section
II and III present the derivation and operation principle of the
proposed block composed of parallel semi-bridge switching
cells. The design of magnetic integration is given in Section
IV and Section V demonstrates the experimental results. Ex-
tension of the proposed scheme to multiple cells in parallel and
systematic comparison among various soft-switching solutions
are presented in Section VI. Finally, conclusions are drawn in
Section VII.
II. DERIVATION OF THE PROPOSED PARALLEL
SEMI-BRIDGE STRUCTURE
A. Power Loss Characteristics of SiC Power Devices in Par-
allel
The accumulative energy loss for a semi-bridge switching
cell operating in hard switching over one switching cycle can
be decomposed into conduction loss and switching loss.
From energy loss point of view, the composition of turn-on
energy Eon and turn-off energy Eoff of MOSFETs has been
investigated extensively [29]. It is found that Eon loss contains
an inherent portion due to the self-discharging/charging of
upper-side and low-side device junction capacitance. This
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portion is also referred as junction capacitance loss in this
article. In a buck-type semi-bridge, the equation to calculate
the junction capacitance loss Eoss of the high-side MOSFET
and junction capacitance loss Ed of the low-side diode in a








(Vin − vR)Cd (vR) dvR (2)
where Coss is the miller capacitance of the high-side MOSFET
and Cd is the junction capacitance of the low-side diode. vR
and vds denote the reverse voltage across the diode and drain-
source voltage of the MOSFET, respectively. From equation
(1) and (2), the Eoss and Ed losses are constant and indepen-
dent of junction temperature and the device current [30], if
the operating voltage for the SiC MOSFET is fixed. Besides,
paralleling more devices is expected to multiple the equivalent
junction capacitance.
At different duty ratios and output currents, the calculated
power losses of parallel semi-bridge switching cells are illus-
trated in Fig. 2.
Lower loss with single 
semi-bridge
Lower loss with two parallel 
semi-bridges
































Fig. 2. Conduction and switching losses of different numbers of parallel
semi-bridges operating in CCM and at a switching frequency of 200 kHz.
Each switching cell is composed of one IMZA65R048M1H SiC MOSFET
(650 V, 48 mΩ) from Infineon and one CVFD20065A Schottky diode (650V)
from Cree.
As can be observed from Fig. 2, paralleling more devices
causes reduced efficiency at partial loads due to the existence
of larger equivalent junction capacitance. Thus, for the same
device, a single semi-bridge switching cell has the lowest
loss from 0 to 16A. As the load raises, the conduction loss
increases, and eventually, the single semi-bridge generates
higher power loss than two or more parallel semi-bridges.
Although paralleling more semi-bridges yields a much smaller
conduction loss at high output current, light-load efficiency is
significantly compromised. In these regards, the light load and
heavy load efficiencies appear to conflict with each other in a
hard-switching scenario. In the scheme, soft-switching can be
achieved for parallel semi-bridges at light load so it appears to
be a “single” semi-bridge from the viewpoint of power loss.
Meanwhile, high efficiency resulting from low conduction loss
at high load is not lost.
B. General Soft-switching Conditions for Sem-bridge Switch-
ing Cell
For soft-switching operation, it is crucial to specify the
conditions for ZVS and ZCS. ZVS turn-on requires a current to
charges or discharges the output capacitance of the switching
device before the device is gated ON. For example, in a Buck-
type semi-bridge, ZVS turn-ON could be achieved if a negative
inductor current appears prior to the gating ON event of the
device. For a single switching cell, the condition is met by
applying the TCM strategy. For the proposed power block
composed of parallel semi-bridges, the condition is met by
allocating the current internally between parallel devices which
will be discussed in the next section.
C. The Proposed Split Parallel Semi-Bridge Switching Cells
Sa Sb
Da Db






































































Fig. 3. Configuration of the paralleling scheme (a) Buck-type configuration,
(b) Boost-type configuration and corresponding equivalent circuits ((c) and
(d)).
Fig. 3 shows the configuration of the split parallel semi-
bridge switching cells. The scheme is composed of two
parallel switching cells Sa-Da and Sb-Db. Sa and Sb denote
power MOSFETs and Da and Db represent power diodes.
The switching nodes of two parallel cells are split, as shown
in Fig. 3(a) and (b), and a positively-coupled-inductor (PCI)
is used in replace of the filter inductor Lo. According to
the general model of the coupled inductor, differential mode
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(DM) inductors La and Lb are expected to appear between the
midpoints (va and vb) of two legs. Thus, the integrated PCI
provides both DM and common-mode (CM) inductance for
facilitating soft-switching and filtering, respectively. Buck-type
semi-bridge (Fig. 3(a)) and Boost-type semi-bridge (Fig. 3(b))
are adopted depending on different operation requirements and
will be analyzed separately in the following sections.
In the corresponding equivalent circuits as shown in Fig.
3(c) and (d), Vdc refers to the input voltage, vout refers to
the load voltage and vm denotes the common output voltage.
The parallel semi-bridge switching cells are divided into two
groups: the leading switching cell Sa – Da and the lagging
switching cell Sb – Db. The gates of Sa and Sb are driven
independently. It is worth noting that the integration of DM
and CM inductors is realized by applying a positively-coupled-
inductor and the integration mechanism is introduced in the
next subsection.






































Fig. 4. General circuit model of the coupling inductor (a) and (b) DM
inductance used in desynchronized mode and (c) CM inductance used in
synchronization mode.
According to the practical transformer model as shown in
Fig. 4 (a) [31], the core permeability is finite so the flux is
not fully confined in the core, and this uncoupled flux cause
leakage inductance. In the split semi-bridge switching cells,
DM leakage inductance of the PCI is expected to be several
µH and CM inductance (used as a filter) is the self-inductance
at several hundred µH.
This integrated magnetic component has been frequently
applied in resonant converters [32] and dual active bridge
converters. Concerning the parallel semi-bridge configuration
mentioned above, it becomes feasible to apply the leakage
inductance of a positively-coupled transformer as the DM
inductance (see Fig. 4(b)) and the mutual inductor as a filter
(see Fig. 4(c)). The coupled inductor can be represented by an
equivalent circuit with three uncoupled inductors as illustrated
in Fig. 4. In the equivalent circuit, M is referred to as the
mutual inductance between winding A and winding B, and Lσ
is the self-inductance of each single winding, which equals the
difference between L and M, represents the leakage inductance.
III. OPERATION PRINCIPLE AND SWITCHING PATTERN OF
THE PROPOSED SPLIT PARALLEL SEMI-BRIDGE CELL
A. Operation Principle
• Desynchronized mode for light/partial loads: as shown in
Fig. 5, Sa is turned on prior to Sb and turned off subsequent to
Sb. The time difference between the turn-on edges is termed
as φon while that between the turn-off edges of is termed
as φoff . As a result of the desynchronized gate signals, the
switching-node voltages of the paralleled switching cells va
and vb are asynchronous as well. Moreover, the values of DM
inductors La and La are considered to be identical but much
smaller than that of CM inductor Lo. In this context, the CM
output voltage of the paralleled switching cell is obtained as,
vm (t) =
va (t) + vb (t)
2
(3)
For the desynchronized switching pattern, vm is a three-
level waveform (0, Vdc/2, Vdc) since La and Lb operate as
a voltage divider. The voltage difference between switching
node voltages va and vb, which is termed as DM voltage vab,
establishs a circulating current idm flowing through La and Lb.
Similar to the CM voltage, the expression of DM voltage vab






dt = vab (t)
(4)
The DM commutation inductors La and Lb are assumed to
be identical (i.e., La = Lb = Lc) due to the symmetric winding
structure of PCI. According to (4), idm is directly regulated by
vab. Furthermore, the analytical relationship between vm and
vout can be derived as,{
Lo
diLo (t)
dt = vm (t)− vout
io (t) = iLa (t) + iLb (t)
(5)
where io denotes the output current. Reorganizing (5) gives




2 + iDM (t)
iLb (t) =
io(t)
2 − iDM (t)
(6)
Equation (6) implies the possibility of shaping both iLa and
iLb by idm, i.e. increasing or decreasing the amplitude of idm
for optimizing current in power electronic devices to achieve
soft-switching.
• Synchronized mode for heavy load: as shown in Fig.
5(b), the gate signals vgsa and vgsb are synchronized. In
that case, two paralleled switching cells should operate with
identical current and voltage transients so the load current is
equally shared if the circuit parameters are symmetrical. In
contrast with the direct paralleling counterpart, another benefit
of the structure is that the current transient imbalance due to
mismatches of the transistors can be well suppressed due to
the existence of the DM inductor [4] [6].
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Fig. 5. Typical operation waveforms of the paralleled semi-bridge switching cells at both (a) desynchronized mode for light/partial load and (b) synchronization
mode for heavy load conditions.
B. Analysis of Operation Intervals in Desynchronized Mode
The non-synchronous Buck converter (see Fig. 3(a)) is
used as an example to illustrate the operating principle. The
desynchronized modulation scheme is shown in Fig. 5(a).
There are total 8 intervals (a to h) within one switching
cycle, among which 5 are linear intervals and 3 are resonant
intervals. In linear intervals, the MOSFETs are fully turned ON
or OFF with constant or infinite channel resistance Rds,on.
In resonant intervals, the circuit is dominated by resonance
formed by output capacitances of MOSFETs and diodes, the
DM inductors (La and Lb), and the CM inductor Lo. The
equivalent circuits in each interval are depicted in Fig. 6. For
simplifying the analysis, the diodes are assumed to be Schottky
diodes without reverse recovery charge.
• t0: Before interval (a), the current flows through the diodes
of the semi-bridges Da and Db, and negative/zero voltage is
applied to the MOSFETs: Sa and Sb.
• Interval(a) [t0∼t1]: Non-resonant interval, Sa ZCS turn on.
During interval (a), the internal channel of Sa is turned on
after vgsa reaches the threshold voltage Vth. Junction capac-
itors of Sa and Da are discharged and charged, respectively.
Meanwhile, current ia is commuted from Da to Sa. Before
the end of the interval (a) t1, the channel of Sa has been fully
turned on with ZCS and therefore zero overlapping loss occurs.
The duration of interval (a) is negligibly small considering the
fast turn-on speed of MOSFET.
• Interval(b) [t1∼t2]: Non-resonant interval, positive DM
voltage vab is established.
From t1, Db is conducting so a positive DM voltage vab is
established between two switching nodes, which drives DM
current idm to increase linearly at the opposite direction of
iLb thus ib is decreasing linearly. iLb is expected to change
polarity and becomes negative by the end of the interval
(b). Current and voltage in this interval are defined by the
following equations








iLa (t) = iCM (t) + iDM (t) , iLb (t) = iCM (t)− iDM (t)
vab = vDM = Vdc −Rds,oniLa + VF ≈ Vin
(7)
where VF is the forward voltage of the diode and D is the duty
ratio of the circuit. The duration of this interval is denoted as
t12.
• Interval(c) [t2∼t3]: Resonant interval 1:
In this interval, MOSFET output capacitor Cossb of Sb and
diode junction capacitor CDb of Db form the resonant circuit
with La and Lb. Cossb is discharged from Vdc to 0V while
CDb is charged from 0 to the positive rail of Vdc. It should be
noted that Cossa = Cossb = Coss and CDa = CDb = CD since
identical devices are used for parallel semi-bridges. Besides,
the valley current of iLb is dependent on the differential mode
inductance and junction capacitance. The resonant transition
can be described with the trajectory depicted in the state-plane
in Fig. 8. The center of the trajectory circle locates at (Vdc, 0),
which is the steady-state locus. Time-domain behavior of the
second-order resonant circuit in this interval can be described
by:
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
iLa (t) = ILo,t2 +
Vdc
Zr
sin [ωr (t− t2)]
iLb (t) = −VdcZr sin [ωr (t− t2)]
va (t) = Vdc




2Lc/(Coss + CD) is the characteristic impedance
of the L−C circuit and ωr, which is detailedly expressed in
equ. (17), is the resonant angular frequency.
According to equation (8), it is found that switch-node
voltage vb will discharge to 0 by the end of this interval,
indicating that Sb can be subsequently turned on with ZVS
in the next interval (d). The duration of his interval is denoted







































































Fig. 6. Operating intervals of parallel buck-type semi-bridges within one
switching cycle, among which 3 are resonant intervals and 5 are linear
intervals. (a) [t0 ∼ t1]. (b) [t1 ∼ t2]. (c) [t2 ∼ t3]. (d) [t3 ∼ t4]. (e) [t4
∼ t5]. (f) [t5 ∼ t6]. (g) [t6 ∼ t7]. (h) [t7 ∼ Ts].
• Interval(d) [t3∼t4]: Sb ZVS turn-on, high-side MOSFETs
are conducting.
Sb is turned on with ZVS at t3 when the voltage across Sb
is zero. Then, the differential voltage vab is dominated by the
difference between voltage drops on Sa and Sb,{
2Lo
diCM (t)
dt = (1−D)Vdc −Rds,oniCM (t)
Lc
diDM (t)
dt = −Rds,oniDM (t)
(9)











iDM (t) = IDM,t3e
−Rds.onLc (t−t3)
iLa (t) = iCM (t) + iDM (t) , iLb (t) = iCM (t)− iDM (t)
(10)
In this interval, iDM is an exponential function of time,
appearing like a rising negative current. This interval ends at
t = t4, when zero/negative gate voltage is applied on Sa.
• Interval(e) [t4∼t5]: Resonant interval 2:
At the beginning of the interval (e), Sa is given low
gate signal and its internal channel is, therefore, turned off.
Output capacitor of Sa is charged from zero to Vdc and
output capacitor of Da is discharged from Vdc to zero via
the resonance circuit formed with La, Lb and the process is
regulated by the equation:
iLa (t) = ILa,t4 cos [ωr (t− t4)]
iLb (t) = ILo,t4 − ILa,t4 cos [ωr (t− t4)]
va (t) = Vdc − ZrILa,t4 sin [ωr (t− t4)]
vb (t) = Vdc
(11)
where ILa,t4 denotes the current through La at t4. The switch-
ing node voltage va is expected to drop to 0 at t5, the end of
the resonant interval.
• Interval(f) [t5∼t6]: Non-resonant interval, negative DM
voltage vab is established.
After t5, Da conducts and a negative DM voltage is estab-
lished between two switching nodes. iLa begins to decrease
and iLb begins to increase. This interval ends when iLa is
small enough so ZCS turn-ON could be achieved after interval
(g). The inductor currents and the differential voltage can be
depicted as,




iDM (t) = IDM,t5 − Vdc2Lc (t− t5)
iLa (t) = iCM (t) + iDM (t) , iLb (t) = iCM (t)− iDM (t)
vab = vDM = −Vdc +Rds,oniLb (t)− VF ≈ −Vdc
(12)
where IDM,t5 and ICM,t5 denote the CM and DM currents at
t5, respectively. This interval terminates at t = t6 when Sb is
turned OFF.
• Interval (g) [t6∼t7]: Resonant interval 3
At the end of interval (e), Sb turned off. Since iLb is positive,
the output capacitance of Sb is charged to the positive rail of
Vdc, and the voltage across Db is zero by the end of this
interval.
iLa (t) = ILo,t6−
ILa,t6 cos [ωr (t− t6)]− VdcZr sin [ωr (t− t6)]
iLb (t) = ILb,t6 cos [ωr (t− t4)] + VdcZr sin [ωr (t− t6)]
va (t) = 0
vb (t) = Vdc cos [ωr (t− t6)]− ZrILb,t6 sin [ωr (t− t6)]
(13)
where ILa,t6 and ILb,t6 denote the current through LLa and
LLb at t = t6.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2021.3067819, IEEE
Transactions on Power Electronics
IEEE TRANSACTIONS ON POWER ELECTRONICS REGULAR PAPER 7
• Interval (h) [t7∼Ts]: Low-side diodes conducting
In interval (h), both Sa and Sb have been completely turned
off so only the low-side diodes are conducting. The two
switching node voltages va and vb are determined by the
forward voltage of two diodes. La and Lb keep discharging in
this interval and the current through La is expected to reach













iDM (t) = IDM,t7e
−RDLc (t−t7)
iLa (t) = iCM (t) + iDM (t) , iLb (t) = iCM (t)− iDM (t)
(14)
where RD denotes the forward resistance of the diodes, ICM,t7
and IDM,t7 denote the CM and DM currents at t = t7,
respectively.
C. State Plane Analysis
In subsection A, the time-domain solution of the circuit in
8 intervals is provided. A state plane analysis corresponds to
the time-domain solution is given in this subsection.
1) Equivalent circuit in the resonant stages
In resonant operation interval (c), (e), and (g), a resonant
network is formed by diode junction capacitor CD, MOSFET
output capacitor Coss and the DM inductor. Considering Lo 
La = Lb, the filter inductor can be regarded as a current source
during the resonant transitions and therefore open-circuited in
the small-signal analysis. Moreover, junction capacitance of






























Fig. 7. Equivalent resonant circuit of the paralleling semi-bridge in (a)
resonant stage 1 and 3 (b) resonant stage 2.
Based on these assumptions, the resonant network could be
simplified to a second-order LC system, as shown in Fig. 7.










,Resonant states 1 and 3
(15)
Due to the nonlinearity of the output capacitance, all the out-
put capacitance in (15) are represented by a charge-equivalent
















where Qoss and QD represent the total charge of the MOSFET
and the diode. The accuracy of the charge-equivalent capac-
itance in predicting the resonant behavior has been justified




(Co,eq + CD,eq) (La + Lb)
(17)
2) V-I Trajectory
Further on the aforementioned derivation, the state plane
diagrams depicting the trajectory of inductor current (scaled
by the characteristic impedance of the resonant circuit given
in equ. (15)) with respect to the drain-source voltage are



































Fig. 8. State plane trajectory for the 8 operation intervals in Fig. 5,
corresponding to (7) – (14). (a) Zr x iLa with respect to drain-source voltage
vdsa. (b) Zr × iLb with respect to drain-source voltage vdsb.
From Fig. 8, the circle radius r1 is determined by the
distance between the initial and steady-state locus and is
therefore calculated as r1 = Vdc in this case. Based on that,






As presented in (10) and (14), CM and DM current in non-
resonant intervals are essentially the time-domain solutions of
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first-order circuits, and their behaviors are largely determined
by the CM time-constant τCM = 2LoRds,on and the DM time-
constant τDM = LcRds,on . For τCM , its value is much (10
times) larger than the duration of the intervals, i.e. t34 and t67,
which indicate that τCM is large enough for its time constant
to be outside the time scale of transition. Therefore, a first-
order linear approximation is used to describe the behavior of
iCM (t) in non-resonant intervals.
The value of DM inductance, on the other side, is at least
one order of magnitude smaller than that of CM inductance,
which indicates that iDM (t) decays with time exponentially













































(b) Commutation at t = T2 and T3
Fig. 9. Commutation waveforms using a charged-based linear MOSFET
model.
For the resonant intervals, i.e. (c), (e), and (g), a charge-
based linear MOSFET model is employed to achieve an
approximation of the nonlinear output capacitance of MOS-
FET and diode. With this model, each resonant interval is
split into two subintervals where half of the total junction
charge, i.e. (Qoss +QD)/2, is charged or discharged in each
subinterval. The switch-node voltage jumps between Vdc and
0 in this model and therefore becomes a two-level waveform.
The accuracy of the linear capacitor model in predicting both
resonant time and the behavior of charging current has been
justified in [15]. The linear charge model helps to linearize the
resonant transitions without altering the during of time, thus,
resonant interval (c), (e), and (g) can be merged with their
adjacent non-resonant intervals (interval (c) is amalgamated
with interval (b)&(d); interval (e) is amalgamated with interval
(d)&(f); interval (g) is amalgamated with interval (f)&(h)).
For interval (a) where the hard-switching of Sa happens,
the change of switching-node voltage va is assumed to be
linear with rapid switching. This observation justifies dividing
interval (a) into two stages merged into the interval (h) and (b),
respectively. Based on the simplification of both non-resonant
and resonant intervals, only four intervals, i.e. interval (b), (d),
(f), and (h), are used in one switching period. For clarity, these
four intervals are renamed as intervals I, II, III, and IV and
are spaced apart by time instants T1, T2, and T3, and T0, Ts
are the start and end of each switching period, respectively.
Equations (7), (10), (12), and (14) for intervals (b), (d), (f), and




































iDM (t) = IDM,T2 − Vdc2Lc (t− T2)
(21)
Interval IV .







= ICM,T3 − VF+DVdc2Lo (t− T3)
iDM (t) = IDM,T3e
−RDLc (t−T3)
(22)
E. Steady-state Solution and Derivation of Time Intervals
In the steady-state, the following conditions are ought to be
met. Firstly, it can be seen that the currents iLa at 0 and iLb
at T1 could be approximated by ILa,T0 and ILb,T2:
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{
ILa,T0 ≈ ILa,t0 = 0
ILb,T1 ≈ ILb,t2 = −ILb,vl
(23)
Moreover, both iCM and iDM are ought to be equal at t =
T0 and t = Ts:
ICM,T0 = ICM,Ts (24)
IDM,T0 = IDM,Ts (25)
















where ILo denotes the average load current in this switching
cycle. Then the initial inductor current at T0 and T1 can be
got from (26):{
ILa,T0 = 0, ILb,T0 = 2ICM,T0
ILa,T1 = 2ICM,T1 + ILb,vl, ILb,T1 = −ILb,vl
(27)
As aforementioned, the DM inductance is comparably low
and the pulsewidths of δon and δoff are much shorter com-
pared with the switching period Ts. Therefore, the presence of
these two delays has a limited influence on the output current
so it is assumed initially that δon = δoff . Substituting (26) and










2LoVdc − Lc {Vdc + 2 (D − 1)VF }
(28)
Since T01 has been obtained, substituting (28) into (19)-(22)






























, and W0 is the zeroth branch of the Lambert W function.
As can be observed from (28) and (29), both δon and
δoff are functions of average load current ILo, duty cycle D,
and input voltage Vdc. In the control implementation, these
variables are sampled and delay times are expected to be
updated accordingly in each control cycle.
F. Determination of Switching Delays
The duration of time intervals T01, i.e. δon, and T23, i.e.
δoff , are determined by (28) and (29). Due to the existence
of resonant transitions, the time delays of the rising and falling
MOSFET gate signals are not equal to δon and δoff , as shown
in Fig. 9. The MOSFET turn-on delay φon is larger than δon
while the turn-off delay φoff is smaller than δoff . Therefore,
turn-on delay φon is derived as:






where tHS is the ZCS turn-on time of Sa. Due to the fact that
Sa is always turned on with zero current in desynchronized
mode, tHS is regarded as constant.
The calculation of turn-off delay time φoff follows a similar












− 2 (Qoss +QD)Lc
Vdc
(31)
The proposed desynchronized mode operation can be ap-
plied where semi-bridge switching cells are used. As for a
typical Buck converter, the corresponding control implementa-
tion is given in Fig. 10. As can be seen, the main control loop
is responsible for current/voltage regulation and delay time
calculation block yields φon and φoff according to the load
condition. Since the load current may happen to be around
the mode switching point, a hysteresis control strategy is
implemented to increase the immunity to disturbance which
may trigger undesired oscillation between two modes during
the transition. The selected operation mode is then used to
determine whether the time delay between PWM signals
would be implemented. In the hysteresis block, a current
band is created between the desynchronized and synchronized
operations. In this way, the operation state transition will only
be triggered when the load current is between an upper and a
lower band.
IV. DESIGN OF THE INTEGRATED INDUCTOR
A. General Leakage Inductance Model
The leakage inductance of a transformer represents the mag-
netic field that escapes from the core and returns through the
air and is determined by the configuration of winding and the
dimension of the core window. If two windings are segregated
as shown in Fig 11 (a), the gap between the two windings
increases the leakage inductance. If turns of each winding are
laid one by one in a sandwich structure as shown in Fig 11
(b), the leakage inductance will be minimized. For the parallel
configuration proposed, the value of leakage inductance is
closely related to the ZVS valley current, conduction loss, and
the during of resonant intervals and is, therefore, should be
deliberately designed to achieve optimal system efficiency.
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Fig. 10. Schematic diagram of the control design for the split parallel semi-
bridge switching cells solution implemented in a Buck converter. (a) Block
diagram of the main control loop, delay time calculation, and hysteresis mode
transition. (b) Hysteresis block.















Fig. 11. Alternative winding configurations for achieving (a) higher and (b)
lower leakage inductance and corresponding MMF diagrams.
B. Proposed Winding Configuration with a Controllable Leak-
age Inductance
In Fig. 12, a winding arrangement is proposed by dividing
the winding into 3 subsectors. Sector α and γ are positioned
at the sides of the core window while Sector β locates at the
mid of the window. Sector β lies between Sector α and γ.
In this sector, the coils of winding A and B are overlapped
and therefore the MMF is expected to cancel out from the
perspective of 1-D model. Such arrangement provides control
over the leakage inductance in two ways:
1) Adjusting the distance between Sector α, γ, and β by
increasing or decreasing h;
2) Adjusting the turn numbers in Sector α and β.











Fig. 12. Proposed winding arrangement for achieving a controllable leakage
inductance.
C. Analytical Approach to Calculate the Leakage Inductance
There are two ways to calculate the leakage inductance:
FEM simulation and analytical method. The analytical meth-
ods are used here to extract the leakage inductance from
the coupled inductor. According to [33], a comprehensive
comparison of existing analytical results including Roth’s
model, Rogowski’s model [34] Margueron’s model, MGD
model, Kapp’s model, and Dowell’s model and 2-D model
is proven to have better accuracy in calculating the leakage
inductance since flux fringing is takin into consideration.
In particular, the Margueron model [35] [36] shows a good
balance between accuracy and computation consumption and
is applicable to insider-window (IW) and outside-window
(OW) cross-sections. For simplicity, the deduction of the
Margueron model and detailed calculation process are not
presented here. In Fig. 13, the leakage field distribution of
the proposed winding arrangement in an E71 core window is
presented. The leakage energy distribution matches modeling
results shown in Fig. 11 and the leakage energy density
remains stable in the overlapping sector. To reduce valley
current and inductor size, the final design adopts the E71 core
(3C94 ferrite) and # 42 wire gauge (AWG) Litz wires (1050
strands, 14 turns). The inductor has a leakage inductance of
16.9 µH according to the Margueron model and the measured
leakage inductance by impedance analyzer is 16.2 µH.
V. EXPERIMENTAL RESULTS
A. Experimental Settings
In order to validate the generality of the proposed semi-
bridge scheme, the performance of the scheme is firstly
implemented in a Buck and then a Boost DC-DC converter.
DC-DC converter prototype is as shown in Fig. 13 (a), two
types of devices, SiC devices, and Si devices, are utilized to
extend the generality of the proposed parallel scheme.
For the case of SiC devices, two switching cells are par-
alleled and each cell is composed of one IMZA65R048M1H
SiC MOSFET from Infineon and one CVFD20065A Schottky
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Fig. 13. Leakage field distribution within the transformer window. (a)
Winding structure and magnetic field predicted by the Margueron model. (b)




















Fig. 14. Hardware prototype of the (a) proposed scheme with two switching
cells in parallel, (b) power electronics stage where the heat sink is mounted
on the back of the PCB, (c) fabricated discrete CM and DM inductors, and
(d) fabricated integrated inductor. In the integrated magnetic design, the CM
inductance is identical to the discrete CM inductance, and the DM inductance
is close to two discrete DM inductance in series shown in (c).
diode from Cree, as illustrated in Fig. 14. The forced air-
cooled heat sink is installed on the back of the PCB with
two MOSFETs and diodes (cell A and cell B) mounted.
For a fair comparison, Si counterparts with similar static
characterizations, Si CoolMOS IPZ65R045C7 and Si diode
IDP30E65D2 from Infineon, are chosen. Specifications of
devices are given in Table I.
Detailed specifications of the magnetic design are shown in
Table II. For a fair comparison, the integrated inductor utilized
TABLE I








Qoss @ 400V 29.25 nC





CD @ 400V 155 pF








Qoss@ 400V 29.13 nC





Qrr @ 400V 0.38 µC
Rated voltage 650 V
Manufacturer Infineon
the same specification as the discrete CM inductor.
TABLE II






Winding Turns 6 14 14
Magnetic Core PQ 26/20 E71 E71
Core Material PC95 ferrite 3C94 ferrite 3C94 ferrite






(µH) @ 200kHz 5.1µH 125µH
8.1µH (DM)
125µH(CM)
B. Key Operation Waveforms and State-plane Trajectory
SiC MOSFETs are used for results shown in B to F. Key op-
eration waveforms are provided to validate the soft-switching
operation, as shown in Fig. 15, and the circuit configuration
is shown in Fig 3(a). In this figure, the desynchronized mode
is activated and the average output current ILo is 8.2A. As
shown in Fig 15, switching cell A, i.e. the leading cell, is
turned on when iLa falls to zero while switching cell B, i.e.
the lagging cell is turned on after the switch node voltage is
charged to Vdc, corresponding to a zero voltage across the
drain and source of Sb.
It is also worth noting that although the DM inductor current
iLa and iLb are purposely controlled to reach zero or negative
for soft-switching purposes, the output current iLo, i.e. sum of
iLa and iLb, operates in CCM. All of these results match well
with the theoretical analysis presented in Fig. 5.
The state-plane trajectories of the inductor currents with
respect to the switch node voltage are illustrated in Fig. 16.
The current/voltage waveforms are recorded and then trans-
formed to the V-I trajectories shown in Fig. 16. The trajectories
coincide well with the theoretical prediction provided in Fig. 8.
The charge-based capacitance of the IMZA65R048M1H SiC
MOSFET and CVFD20065A Schottky diode are 192.5 pF and
153.75 pF respectively at 400 V, which gives Zr = 214.9 Ω. It
is worth noting Fig. 8 is drawn with the drain-source voltage
of Sa and Sb on the horizontal axis for the analysis of soft
switching so Fig. 8 and Fig. 16 are actually symmetry to v =
200V vertical line.
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Fig. 15. Key operation waveforms of the proposed scheme based on SiC par-
allel semi-bridge switching cells for Buck converter when the desynchronized
mode is activated. The input voltage Vdc = 400 V, the duty ratio D = 0.5, and
switching frequency fsw is 200 kHz. (a) Switch node voltages and inductor
currents. Zoomed-in waveforms of (b) turn-ON and (c) turn-OFF transients
of Sa and Sb.













































Fig. 16. State-plane trajectory of the scaled inductor current (Zr × iLa & Zr
× iLb) with respect to the switch-node voltage va & vb for the power block.
(a) Zr × iLb with respect to va. (b) Zr × iLb with respect to va.
C. Validation of the Magnetic Integration Design and Effi-
ciency
In Fig. 17, an efficiency comparison is made between the
discrete and integrated magnetic design with the specifications
listed in Table II to validate the integrated magnetic design.
It can be observed from the figure that both two designs
show a similar pattern: the desynchronized mode has higher
























Fig. 17. Measured efficiency of the power block with the discrete and
integrated inductor, respectively. The power block is configured as a Buck
DC-DC converter with D = 0.5 and fsw = 200 kHz. The input voltage is set
as 400 V.
efficiency over synchronization mode at light load and the
deviation of efficiency decreases with the increase of load
current. When load current equals to 15A, the desynchronized
and synchronization mode have the same efficiency.
Meanwhile, it can also be seen that integrated magnetic
design owns a bit higher efficiency (∼0.056%) over the
discrete magnetic design in the synchronization mode and
almost the same efficiency as the discrete magnetic design in
the desynchronized mode. Such difference could be explained
by Fig. 18 where the loss breakdown of the two magnetic
designs under two operation modes is detailed.
In the loss evaluation, Dowell’s model [37] is utilized
to extract the winding loss of Litz wire and the improved
generalized Steinmetz equation (iGSE) is used to evaluate the
core loss. In Fig. 18, Pcona and Pconb denote the conduction
losses of switching cells A and B. Pon, PZCS and Poff
represent the hard-switching turn-on and turn-off losses of
MOSFETs, respectively. As can be seen, the magnetic design
doesn’t make a difference in the conduction and switching loss
of the devices.
However, both core loss and conduction loss of La and La
are eliminated for the integrated inductor as they are physically
nonexistent in the integrated magnetic design, which accounts
for the loss reduction in synchronized mode. The conduction
loss of the integrated magnetic design in the desynchronized
mode is expected to increase as shown in Fig. 18(c), which
can be explained by the difference in ac winding loss. In
the desynchronized mode, more harmonics are contained in
iLa and iLb, as they are reshaped as quadrilateral waveforms,
which results in larger ac resistance and then larger winding
loss. When the discrete magnetic design is applied, iLa and iLb
flow through La and Lb with fewer number turns and smaller
mean length per turn (56 mm) as a result of small inductance
(5 µH) and core size (5.44 cm3), so the winding loss is not
significantly large (see Fig. 18 (b)). In the integrated magnetic
design, however, iLa and iLb flow through the filter inductor
itself with a larger inductance (125 µH) and also a larger
core size (102 cm3). As a result, a higher ac winding loss is
expected to happen. Such loss penalty is partially compensated
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Fig. 18. Comparison of power loss distribution between the discrete magnetic
design and integrated magnetic design under two operation modes. Loss distri-
bution of discrete magnetic design in (a) synchronized and (b) desynchronized
mode. Loss distribution of integrated magnetic design in (c) synchronized and
(d) desynchronized mode. The percentage presented represents the difference
between the measured and estimated loss.
D. Efficiency Curves at Various Duty Ratios
The efficiency cures at various duty ratios are given in Fig.
19. In these tests, the integrated magnetic design is applied
and the desynchronized mode obtains up to 2.38% efficiency
gain when D = 0.25 and up to 1.2% efficiency gain when D
= 0.75.
E. Validation of the Power Block when Configured as a Boost
Converter
Application generality of the power block is further explored
by configuring it as a Boost DC-DC converter and measuring
efficiency curves are shown in Fig. 20. The desynchronized
mode enables higher efficiency over the synchronized mode
when the input current increases from 1.69A to 12.8 A. In this
range, the efficiency of synchronization mode is 1.43% higher
initially and then shrinks with an increased input current.
Measured current and voltage waveforms of the Boost-type
block operating in the desynchronized mode are shown in
Fig. 21 and the circuit configuration is shown in Fig 3(b).
Sync. mode CCM
Desync. mode
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Fig. 19. Measured efficiencies of the paralleling scheme when configured
as a Buck dc-dc converter with different modulation schemes: synchronous
CCM and desynchronized mode and different duty ratios (a) D = 0.25. (b) D
= 0.75. The input voltage Vdc = 400 V and switching frequency fsw equals
200 kHz.
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Fig. 20. Measured efficiencies of the parallel scheme when configured as a
Boost dc-dc converter with different modulation schemes: synchronous CCM
and desynchronized mode. The input voltage Vdc = 200 V, the duty ratio D
= 0.5, and switching frequency fsw equals 200 kHz.
The average input current is 4.25A. It can be observed that
switching cell A, i.e. the leading cell, is turned on when iLa
falls to zero while switching cell B, i.e. the lagging cell, is
turned ON after the switch node voltage is discharged to 0,
which indicates ZVS turn ON is achieved.
F. Validation of Power Block with Si Devices
The majority carrier device like SiC is featured by very low
reverse recovery current while the loss characterization of Si
devices is different. In order to validate the generality of the
parallel scheme on Si devices where diode reverse-recovery
loss is significant, efficiency measurement results based on Si
diodes and Si superjunction MOSFET are given in Fig. 22.
In this efficiency test, the switching frequency is set as
200 kHz and it can be observed that the maximum efficiency
increase: 1.23% is larger than that obtained from SiC con-
verters (1.15%). Furthermore, the increased efficiency from
desynchronized mode shows a range from 2.5A to 18A, which
is larger than that from the SiC-based scheme where efficiency
advantage of the desynchronized mode stops at approximately
15A. Such difference is attributed to the fact that reverse
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Fig. 21. Key operation waveforms of the Boost-type scheme based on parallel
semi-bridge switching cells when the desynchronized mode is activated. The
input voltage Vdc = 200 V, the duty ratio D = 0.5, and switching frequency
fsw equals 200 kHz. (a) Switch node voltages and inductor currents. Zoomed-
in waveforms of (b) turn-ON and (c) turn-OFF transient of Sa and Sa.
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Fig. 22. Measured efficiencies of the parallel scheme when low-cost Si
CoolMOS and diodes are used. The block is configured as a Buck dc-dc
converter with a fixed duty ratio D = 0.5 and switching frequencies fsw =
200 kHz.
recovery of the diode worsens the loss characteristic of the
semi-bridge.
In Fig. 23, a comparison has been made among the SiC
devices and Si devices in parallel semi-bridges in different
switching schemes. As observed, the Si-based parallel semi-
bridges are able to obtain similar efficiency as the SiC-based
parallel semi-bridges when the desynchronized mode is used,
which can be attributed to the fact that all the MOSFETs
are turn-ON with ZVS or ZCS and all diodes are able to
achieve ZCS turn-off, so the conduction loss dominates and
the chosen Si CoolMOS has similar conduction resistance to
that of SiC MOSFET. On the contrary, the efficiency of the
Si parallel semi-bridges is markedly smaller than that of the
scheme based on SiC devices in the synchronized mode, since
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Fig. 23. A comparison between the measured efficiencies of the scheme when
low-cost Si devices and SiC devices are used. The parallel switching cells are
configured as Buck converters and operate at D = 0.5 and fsw = 200 kHz.
SiC devices have higher switching speed and negligible reverse
recovery loss. The results shown in Fig. 23 indicate that the
low-cost alternative to SiC parallel semi-bridges could be of
practical value and competence with the proposed scheme
even compared with SiC devices in partial load by using Si
CoolMOS and Si Diodes operating at desynchronized mode.
G. State Transition Between Desynchronized and Synchro-
nized Operations
To validate the hysteresis control, experiments have been
conducted with the same settings which have been used in the
efficiency test in Section V-C: duty ratio D = 0.5, switching
frequency fsw = 200 kHz, and the input voltage is set as 400
V. In the operation transition test, the load current is switched
from 14.3A to 16.1A and then back to 14.3A again. As stated
in Section V-C, the efficiency of synchronized mode surpasses
that of the desynchronized mode when the load current is over
15A, so 15A is set as the switching point and a current band
of 0.8A is utilized to prevent undesired transition oscillation,
yielding an upper band of 15.4A and a low band of 14.6A.
In Fig. 24 (a), the current and voltage waveforms of the
transition process are provided. As can be seen, the circuit
starts from zero output voltage. Then, the converter is in
the desynchronized mode as the load current is 14.3A, lower
than the upper band 15.4A. When the load current is raised
to 16.1A, the load current exceeds the upper band so the
synchronized mode is activated. Similarly, after the load
current is reduced to 14.3A, which is less than the lower band
14.6A, the desynchronized mode is engaged. The transition
from desynchronized to synchronized state can be seen in
Fig. 24(b) while that from synchronized to desynchronized
state is shown in Fig. 24(c). It can also be observed from the
figure that the controller is able to switch seamlessly between
the synchronized and desynchronized modes and the transient
time are 120 µs and 135 µs, respectively, which demonstrates
that fast and stable state transition could be achieved.
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Fig. 24. Experimental waveforms during the operation mode transition process. The input voltage Vdc = 400 V, the duty ratio D = 0.5, and switching
frequency fsw = 200 kHz. The load currents at the left desynchronized mode, the synchronized mode, and the right desynchronized mode intervals are 14.3A,
16.1A, and 14.3A, respectively. The lower and higher bands of the hysteresis band are 14.6 and 15.4A respectively. (a) Output voltages and inductor currents.
(b) Zoomed-in waveforms of the transition from desynchronized mode to synchronized mode and (c) zoomed-in waveforms the transition from synchronized
mode to desynchronized mode.
VI. EXTENSION AND COMPARISON
A. Extension of the Proposed Paralleling Scheme
To extend the proposed method and adapt the scenario
with multiple parallel switching cells, both the Buck-type
and Boost-type configurations with multiple parallel switching
cells are illustrated in Fig. 25.
The system is composed of N -paralleled switching cells and
each one is composed of one MOSFET and one power diode.
Small differential mode (DM) inductors, i.e., L1, L2, . . . , LN ,
are obtained via the leakage inductance of the PCI. Buck-
type semi-bridge (Fig. 25 (a)) and Boost-type semi-bridge
(Fig. 25 (b)) are adopted depending on different operation
requirements. The parallel semi-bridge switching cells are
divided into two groups: the leading switching cells and the
lagging switching cells and the gates of leading and lagging
ones are driven independently. In a multi-parallel scenario,
the nld leading legs and their corresponding DM inductors
are lumped into a single leading cell Sa-Da. Similarly, the N-
nld lagging cells and their corresponding DM inductors are
lumped into Sb-Db.
B. Comparison with Other Soft-switching Solutions
A comprehensive comparison among the TCM scheme for
synchronous Buck converters [18], the DCM scheme for semi-
bridges [16], the QCM solution [28], the ARCP method [22],
and the proposed PCI-based parallel scheme is shown in Table
III. Various performance metrics, including the output current
ripple, switching frequency, efficiencies at light and heavy
loads, and dependence on auxiliary devices and load. As can
be observed from the comparison, the proposed scheme based
on PCI provides a simple integration method and is able to
achieve functionalities of soft switching regardless of the load
condition. Moreover, the following observations can be drawn
from Table III:
1) Compared to the ARCP method, no auxiliary compo-
nents are required in this work so the cost and complex-
ity of the implementation are relatively low;
2) Compared to the TCM and DCM operation, the pro-
posed parallel scheme is able to achieve the soft-
switching functionality regardless of the value of output
filter and load condition, which indicates that the switch-
ing frequency is fixed and a dedicated output inductance
is not required;
3) The QCM scheme is deliberately designed for HB
switching cells so it is not applicable on semi-bridge
switching cells;
4) Auxiliary ZVS inductor is a must for the QCM scheme.
However, in this paper, the integrated magnetic design
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Fig. 25. Extension of the proposed scheme to multiple parallel switching
cells. (a) Buck-type configuration. (b) Boost-type configuration. The leading
and lagging cells can be lumped into the leading cell Sa-Da, and the lagging
Sb-Db, respectively.
is proposed and validated where leakage inductance is
used for soft switching can eliminate the ZVS inductor.
VII. CONCLUSION
A novel switching scheme of paralleling semi-bridge
switching cells has been reported and verified. In this switch-
ing scheme, a small differential-mode inductance is introduced
between the midpoints of paralleled semi-bridge switching
cells and thus, a desynchronized modulation scheme is applied
to generate a controllable circulating current that enables all
devices (MOSFETs and Diodes) of the paralleled semi-bridges
to achieve soft switching. The effectiveness of this paralleling
scheme has been experimentally validated by a 3.6 kW Buck
DC-DC converter and a 3.6 kW Boost DC-DC converter with
both Si and SiC power devices. The following conclusions can
therefore be drawn:
1) In this scheme, two operations modes, desynchronized
mode and synchronized mode, with different loss char-
acteristics are available and a seamless operation mode
transition could be achieved for optimal full-power-range
efficiency;
2) In the desynchronized mode, ZVS or ZCS turn-ON is
achieved for all MOSFETs and ZCS turn-OFF is obtained
for all diodes. This feature significantly reduces switching
losses at partial load for both SiC and Si devices;
3) The small DM inductors are integrated into the large
CM inductor required by the DC-DC converter with-
out enlargement of the CM inductor thus no additional
components are needed. The winding structure of such
integrated inductor is elaborated;
4) According to the comparison among various soft-
switching solutions listed in Table III, the proposed
scheme provides an easy integration method and is able
to achieve high efficiency by adopting desynchronized
mode at partial load where switching loss dominates and
synchronization mode at heavy load where conduction
loss dominates;
5) In the desynchronized mode, parallel switching cells
formed by Si devices (Si superjunction MOSFETs and Si
diodes in this case) has higher efficiency than SiC devices
in conventional synchronized switching. This feature en-
ables a wider operation range for the desynchronized
mode when low-cost Si devices are employed.
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